View in B+SII:
Transaction: /EDGE/SII_CU_015 – Mapping Classes for batches file
The first of the settings to be made is the "Determination of the Mapping classes for batches" - update view EDOMAPCLASSDETV. In this table, the mapping classes that are used, are customized for the new types of batches of the Foral Treasuries.
The types of mappings that were used by default are the following:
PROCESS | VERSION | INTERFACE ID | EDOC_TYPE | SOURCE_TYPE | MAPPING_CLASS |
---|---|---|---|---|---|
/EDGE/SIIL | 1 | /EDGE/AVAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_A_BL | |
/EDGE/SIIL | 1 | /EDGE/AVAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_A_L | |
/EDGE/SIIL | 1 | /EDGE/AVAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_A_L | |
/EDGE/SIIL | 1 | /EDGE/AVGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_G_BL | |
/EDGE/SIIL | 1 | /EDGE/AVGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_G_L | |
/EDGE/SIIL | 1 | /EDGE/AVGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_G_L | |
/EDGE/SIIL | 1 | /EDGE/AVVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_V_BL | |
/EDGE/SIIL | 1 | /EDGE/AVVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_V_L | |
/EDGE/SIIL | 1 | /EDGE/AVVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_AV_V_L | |
/EDGE/SIIL | 1 | /EDGE/BIAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_A_BL | |
/EDGE/SIIL | 1 | /EDGE/BIAI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_A_IL | |
/EDGE/SIIL | 1 | /EDGE/BIAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_A_L | |
/EDGE/SIIL | 1 | /EDGE/BIAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_A_L | |
/EDGE/SIIL | 1 | /EDGE/BIGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_G_BL | |
/EDGE/SIIL | 1 | /EDGE/BIGI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_G_IL | |
/EDGE/SIIL | 1 | /EDGE/BIGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_G_L | |
/EDGE/SIIL | 1 | /EDGE/BIGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_G_L | |
/EDGE/SIIL | 1 | /EDGE/BIVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_V_BL | |
/EDGE/SIIL | 1 | /EDGE/BIVI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_V_IL | |
/EDGE/SIIL | 1 | /EDGE/BIVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_V_L | |
/EDGE/SIIL | 1 | /EDGE/BIVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_BI_V_L | |
/EDGE/SIIL | 1 | /EDGE/CEAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CE_A_L | |
/EDGE/SIIL | 1 | /EDGE/CEGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CE_G_L | |
/EDGE/SIIL | 1 | /EDGE/CEVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CE_V_L | |
/EDGE/SIIL | 1 | /EDGE/FEAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_A_BL | |
/EDGE/SIIL | 1 | /EDGE/FEAI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_A_IL | |
/EDGE/SIIL | 1 | /EDGE/FEAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_A_L | |
/EDGE/SIIL | 1 | /EDGE/FEAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_A_L | |
/EDGE/SIIL | 1 | /EDGE/FEAT | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_A_L | |
/EDGE/SIIL | 1 | /EDGE/FEGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_G_BL | |
/EDGE/SIIL | 1 | /EDGE/FEGI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_G_IL | |
/EDGE/SIIL | 1 | /EDGE/FEGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_G_L | |
/EDGE/SIIL | 1 | /EDGE/FEGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_G_L | |
/EDGE/SIIL | 1 | /EDGE/FEGT | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_G_L | |
/EDGE/SIIL | 1 | /EDGE/FEVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_V_BL | |
/EDGE/SIIL | 1 | /EDGE/FEVI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_V_IL | |
/EDGE/SIIL | 1 | /EDGE/FEVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_V_L | |
/EDGE/SIIL | 1 | /EDGE/FEVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_V_L | |
/EDGE/SIIL | 1 | /EDGE/FEVT | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FE_V_L | |
/EDGE/SIIL | 1 | /EDGE/FRAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_A_BL | |
/EDGE/SIIL | 1 | /EDGE/FRAI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_A_IL | |
/EDGE/SIIL | 1 | /EDGE/FRAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_A_L | |
/EDGE/SIIL | 1 | /EDGE/FRAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_A_L | |
/EDGE/SIIL | 1 | /EDGE/FRGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_G_BL | |
/EDGE/SIIL | 1 | /EDGE/FRGI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_G_IL | |
/EDGE/SIIL | 1 | /EDGE/FRGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_G_L | |
/EDGE/SIIL | 1 | /EDGE/FRGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_G_L | |
/EDGE/SIIL | 1 | /EDGE/FRVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_V_BL | |
/EDGE/SIIL | 1 | /EDGE/FRVI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_V_IL | |
/EDGE/SIIL | 1 | /EDGE/FRVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_V_L | |
/EDGE/SIIL | 1 | /EDGE/FRVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_FR_V_L | |
/EDGE/SIIL | 1 | /EDGE/IMAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_A_BL | |
/EDGE/SIIL | 1 | /EDGE/IMAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_A_L | |
/EDGE/SIIL | 1 | /EDGE/IMAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_A_L | |
/EDGE/SIIL | 1 | /EDGE/IMGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_G_BL | |
/EDGE/SIIL | 1 | /EDGE/IMGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_G_L | |
/EDGE/SIIL | 1 | /EDGE/IMGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_G_L | |
/EDGE/SIIL | 1 | /EDGE/IMVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_V_BL | |
/EDGE/SIIL | 1 | /EDGE/IMVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_V_L | |
/EDGE/SIIL | 1 | /EDGE/IMVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_CM_V_L | |
/EDGE/SIIL | 1 | /EDGE/OIAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_A_BL | |
/EDGE/SIIL | 1 | /EDGE/OIAI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_A_IL | |
/EDGE/SIIL | 1 | /EDGE/OIAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_A_L | |
/EDGE/SIIL | 1 | /EDGE/OIAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_A_L | |
/EDGE/SIIL | 1 | /EDGE/OIGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_G_BL | |
/EDGE/SIIL | 1 | /EDGE/OIGI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_G_IL | |
/EDGE/SIIL | 1 | /EDGE/OIGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_G_L | |
/EDGE/SIIL | 1 | /EDGE/OIGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_G_L | |
/EDGE/SIIL | 1 | /EDGE/OIVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_V_BL | |
/EDGE/SIIL | 1 | /EDGE/OIVI | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_V_IL | |
/EDGE/SIIL | 1 | /EDGE/OIVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_V_L | |
/EDGE/SIIL | 1 | /EDGE/OIVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OI_V_L | |
/EDGE/SIIL | 1 | /EDGE/OSAB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_A_BL | |
/EDGE/SIIL | 1 | /EDGE/OSAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_A_L | |
/EDGE/SIIL | 1 | /EDGE/OSAM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_A_L | |
/EDGE/SIIL | 1 | /EDGE/OSGB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_G_BL | |
/EDGE/SIIL | 1 | /EDGE/OSGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_G_L | |
/EDGE/SIIL | 1 | /EDGE/OSGM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_G_L | |
/EDGE/SIIL | 1 | /EDGE/OSVB | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_V_BL | |
/EDGE/SIIL | 1 | /EDGE/OSVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_V_L | |
/EDGE/SIIL | 1 | /EDGE/OSVM | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_OS_V_L | |
/EDGE/SIIL | 1 | /EDGE/PRAL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_PR_A_L | |
/EDGE/SIIL | 1 | /EDGE/PRGL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_PR_G_L | |
/EDGE/SIIL | 1 | /EDGE/PRVL | /EDGE/SIIL | /EDGE/CL_EDOC_SII_MAP_PR_V_L |
These standard classes for the new types of batches are daughter classes of the AEAT mapping classes and the mapping of fields will be reused, changing the transformation to XML to adapt to the WSDLs of the different Foral Provinces. For this, these daughter classes redefine the method CREA_HOJA_ESTILO_TRANS. In case Z classes have been used for the mapping, Z classes should be implemented similarly to the previous ones that redefine the method CREA_HOJA_ESTILO_TRANS as the classes / EDGE / do. When this happens, it will be the Z classes that must be customized in the previous point.